

Cover Sheet	1
Block Diagram/Clock Map/Power Map	2-4
Intel LGA775 CPU	5-7
Intel Bearlake - MCH	8-11
Intel ICH7 - PCI & DMI & CPU & IRQ	12
Intel ICH7 - LPC & ATA & USB & GPIO	13
Intel ICH7 - POWER	14
Clock - RTM 875T-605	15
LPC I/O - Fintek 71889F	16
LAN REALTEK RTL8111D/8103EL	17
DDR II DIMM A	18
DDR II DIMM B	19
DDR II VTT Decoupling	20
Azalia - ALC888S	21
PCI EXPRESS X16 Slot	22
PCI Slot 1 & 2	23
ATA33/66/100 IDE & SATA Connectors	24
USB Connectors	25
ATX Connetcor & Front Panel	26
VGA Connector	27
DVI&HDMI Connector	28
UPI ACPI CONTROLLER	29
GMCH VCORE	30
PWM-UPI6206	31

# MS-7592

Version 20

## CPU:

**Intel Conroe (95W Dual core)**

## System Chipset:

**Intel G41 - MCH (North Bridge)**

**Intel ICH7R (South Bridge)**

## On Board Chipset:

**BIOS -- SPI**

**HD -- ALC888S**

**LPC Super I/O -- F71889**

**LAN-- REALTEK RTL8111D Co-lay RTL8103E**

**CLOCK -- RTM875-605**

## Main Memory:

**DDR II \*2 (Max 4GB)**

## Expansion Slots:


**PCI2.3 SLOT \* 2**

**PCI EXPRESS X16 SLOT**

## ST PWM:

**Controller: 3 PHASES**


# Block Diagram



[www.schematic-x.blogspot.com](http://www.schematic-x.blogspot.com)

MICRO-STAR INT'L CO.,LTD		
MS-7592		
Size Custom	Document Description <b>BLOCK DIAGRAM</b>	Rev 2.0
Date: Sunday, January 04, 2009	Sheet 2 of 35	

# CLOCK MAP



MICRO-STAR INT'L CO.,LTD

MS-7592

Size	Document Description	Rev
Custom	CLOCK MAP	2.0
Date: Sunday, January 04, 2009	Sheet 3 of 35	

<b>Processor (95W)</b>
1.15-1.5000V Core-70A
1.2V FSB Vtt-5.8A
VCCPLL
VCC-IOPLL & VCCA

<b>G41 MCH 1.1V core 22A</b>
1.2V FSB Vtt-0.9A
1.8V DDR2 I/O-4.4A(S0,S1)
1.8V DDR2 I/O-25mA(S3)
0.9V DDR2 VREF-2mA
0.9V DDR2 SB_VREF-10uA
DDR2 Resister Comp V-36mA
DDR2 Resis Comp SB_V-10uA
1.1V Core-13.8A(Integrated)
1.1V Core-8.9A(Discrete)
1.5V PCI Express&DMI-0.68A
1.1V PCIE&DMI PLL-41mA
1.5V HOST PLL-45mA
1.5V VCCA_DPLLA&B-55mA
1.5V MPLL-66mA
1.1V Vcc-core 1.16A
1.1V VCC_CL-3A

<b>ICH7</b>
1.2V VCC_CPU-14mA
1.05V Core-0.86A
VCC1_5 SATA/USB/PLL 1.65A
VCC1_5B*-0.646A
5VRef-6mA
5VrefSus-10mA
+3.3V-0.33A
RTC-6uA(G3)
3.3V VccSus*-52mA
VccSus1_05V-See Note 1
VccUSBPLL-10mA
VccDMIPLL-41mA
VccSATAIPLL-50mA

Battery

<b>UPI6206 Regulator</b>
VCCP
1.15-1.5000V

<b>VTT Regulator</b>
V_FSB_VTT
1.2V

<b>uP6103 Regulator</b>
VCC_DDR
1.8V

<b>V1.5 Regulator</b>
V_1P5_CORE
1.5V

<b>1.1V Regulator</b>
V_1P1_Core
1.1V

<b>1.05V Regulator</b>
V_1P05_CORE
1.05V

<b>uP7706 Regulator</b>
3VSB
3.3V

<b>uP7501 Regulator</b>
5VDIMM
5V

<b>W83310DS Regula</b>
VTT_DDR
0.9V

<b>DDR2 DIMM conn(4) &amp; term</b>
0.9V SM Vtt-1.2A(S0)
1.8V Vdd/vddq-4.7A(S0,S1)

<b>PCIE X16 slot(1)</b>
+12V-5.5A
+3.3Vaux-375mA(wake)
+3.3Vaux-20mA(no wake)
+3.3V-3.0A

<b>PCIE X1 slot(0)</b>
+12V-0.5A
+3.3Vaux-375mA(wake)
+3.3Vaux-20mA(no wake)
+3.3V-3.0A

<b>PCI slot slot(2)</b>
+3.3Vaux-375mA(wake)
+3.3Vaux-20mA(no wake)
+3.3V-5.6A
+5.0V-5.0A
+12V-0.5A
-12V-0.1A

<b>USB</b>
+5V-4A(S0,S1)

<b>PS2</b>
+5V-345mA(S0,S1)

<b>CLKGEN</b>
+3.3V-560mA

<b>LAN</b>
3VSB-

<b>SIO</b>
+3.3V
3VSB-

SPI ROM

<b>Audio Codec</b>
--------------------

<b>1394</b>
-------------

+12V
<b>ATX 2x2</b>


+12V	+5V	+3.3V	+5VSB
<b>ATX POWER</b>			






MICRO-STAR INT'L CO.,LTD


MS-7592

Size Custom	Document Description LGA775 - Signal	Rev 2.0
Date: Sunday, January 04, 2009	Sheet 4 of 35	

















MICRO-STAR INT'L CO., LTD.

Title			Intel Bearlake G41 Memory
Size	Document Number	MS-7592	
Date:	Sunday, January 04, 2009	Sheet	9 of 35



GND














## Clock Generator - RTM875T-605




### Clock Generator Power Good Block



### STRAPPING RESISTOR




	0	1
TME_OC	Normal Run	No Overclocking
SRC5_EN	Pin29/30 is PCI STOP/CPU STOP	Pin29/30 is SRC 5
27M_SEL	Pin17/18 is SRC 1	Pin17/18 is 27MHz
ITP_EN	Pin38/39 is SRC 8	Pin38/39 is CPUITP



### CPU Frequency Selection

FS_C	FS_B	FS_A	CPU
0	0	1	133M
0	1	0	200M
0	0	0	266M
1	0	0	333M
1	1	0	400M




Only the selection in the table is valid







MICRO-STAR INT'L CO.,LTD

MS-7592

Size	Document Description	Rev
Custom	CLK-RTM 875T-605	2.0
Date: Sunday, January 04, 2009	Sheet 15 of 35	




STRAPPING RESISTOR		
Don't STUFF	STUFF	
RTSB#	PWM FAN	LINEAR FAN
RTSA#	80Port enable	80Port disable=> appl. circuit
SOUTA	4E	2E
DTRB#, SOUTB	SPI_DISABLE	SPI_ENABLE
DTRA#	FAN START DUTY 60%	FAN START DUTY 100%
LPC_DRQ#0	PIN51-56 as BUS I/F	PIN51-56 as GPIO







DDRII DIMM\_A1\_Channel A




ADDRESS A0  
ADDRESS: 000  
0XA0



MICRO-STAR INT'L CO.,LTD		
MS-7592		
Size	Document Description	Rev
Custom	DDR II DIMM A	2.0
Date: Sunday, January 04, 2009		
Sheet 18 of 35		






8	7
DDRII DIMM_B1_Channel B	



<b>MICRO-STAR INT'L CO.,LTD</b>			
<b>MS-7592</b>			
Size Custom	Document Description <b>DDR II DIMM B</b>		Rev 2.0
Date: Sunday, January 04, 2009		Sheet 19 of 35	

CHANNEL A V\_SM\_VTT DECOUPLING CAPS

CHANNEL B V\_SM\_VTT DECOUPLING CAPS




MICRO-STAR INT'L CO.,LTD


MS-7592

Size Custom	Document Description <b>DDR II VTT DECOUPLING</b>	Rev 2.0
Date: Sunday, January 04, 2009	Sheet 20 of 35	

## ALC888 CODEC




## Azalia Front Audio Connector




Place those component close to  
audio connector.


hole : line1/Mic1 cha  
**ALC888 JACK**




ALC883 JACK DETECT




SPDIF OUT



## AUDIO CODE REGULATORS



FOR 6 Port



For EMI





**MICRO-STAR INT'L CO.,LTD**


**MS-7592**

Size Custom	Document Description <b>21 HD ALC888</b>	Rev 2.0
Date: Sunday, January 04, 2009	Sheet 21 of 35	

A circuit diagram showing a 12V battery connected to a component labeled CD470u16EL11.5. The battery is represented by a red circle with a '+' sign and a red line with a ground symbol. The component is represented by a blue rectangle with a '+' sign and a red line with a ground symbol. The component is labeled EC31 and CD470u16EL11.5.




# PCI SLOT 1 (PCI VER: 2.2 COMPLY)





IDSEL = AD16  
MASTER = PREQ#0  
PIRQ#A

# PCI SLOT 2 (PCI VER: 2.2 COMPLY)



IDSEL = AD17  
MASTER = PREQ#1  
PIRQ#B




## PCI PULL-UP / DOWN RESISTORS





MICRO-STAR INT'L CO.,LTD		
MS-7592		
Size	Document Description	Rev
Custom	PCI Slot 1 & 2	2.0
Date: Sunday, January 04, 2009	Sheet 23 of 35	





## 1394 CONTROLLER



Rear 1394 port








Front 1394 pin header



## VT6315N

### Power domain chart

PIN Name	PIN NO.	Description
VCC	17,46,38	PCIe power 3.3V
VCC_A	6,10,20,26,32	Analog power 3.3V
VCORE	18,19,39	Core power 1.2V
EVDD12	2,5	Analog core power 1.2V




**MICRO-STAR INT'L CO.,LTD**

MS-7592


Size Custom	Document Description <b>VIA 1394</b>	Rev 2.0
Date: Sunday, January 04, 2009		Sheet 24 of 35




## ATA 33/66/100 IDE Connectors




## PS2 KEYBOARD & MOUSE CONNECTOR




## SERIAL ATA CONNECTOR BLOCK




# POWER CIRCUIT FOR USB PORT 0,1




# POWER CIRCUIT FOR USB PORT 2,3




# POWER CIRCUIT FOR USB PORT 4,5




# POWER CIRCUIT FOR USB PORT 6,7




# REAR PANEL USB CONNECTOR FOR USB PORT 0,1




# FRONT PANEL USB CONNECTOR FOR USB PORT 4,5



# REAR PANEL USB CONNECTOR FOR USB PORT 2,3



# FRONT PANEL USB CONNECTOR FOR USB PORT 6,7



MICRO-STAR INT'L CO.,LTD

MS-7592

Size	Document Description	Rev
Custom	USB CONNECTORS	2.0
Date: Monday, January 05, 2009	Sheet 26 of 35	

### ATX Connector

ATX1  
PWRCONN24P\_CREAM-RH-1

15A

10A

7A

13,15,

### MSI Front Panel Connector

The diagram illustrates the internal wiring of the MSI Front Panel Connector. The connector is labeled **H2X4[7]M\_COLOR-RH**. The pins are numbered 1 through 8. The wiring is as follows:

- Pin 1:** Connected to Pin 2 via a diode **D16** (BAS32L\_LL34).
- Pin 2:** Connected to **VCC5**.
- Pin 3:** Connected to **SPKR** (Speaker).
- Pin 4:** Connected to **SPKR** (Speaker).
- Pin 5:** Connected to Pin 6 via a resistor **R374** (0R0402).
- Pin 6:** Connected to **VCC5**.
- Pin 7:** Connected to **VCC5**.
- Pin 8:** Connected to **VCC5**.

The diagram also shows the connection to the **VCC5** pin. The connector is labeled **H2X4[7]M\_COLOR-RH**.

### CPU FAN

16 CPU-FAN\_CTL

VCC5

10K R0402

R62

+12V

D5  
X\_BAS32L\_LL34

C1

R67  
4.7K R0402

R60  
27K R0402

R51  
200 R0402

CPUFAN1

4

3

2

1

MEC1

R59  
10K R0402

CPU-FAN

16

C43  
X\_C10u16X51206-RH

BH1X4B\_WHITE-RH-2

**SYSTEM FAN**


The schematic diagram illustrates the electrical connection for the system fan. A +12V supply is connected to a network of resistors and a fan. The circuit includes the following components and connections:

- Power Supply:** +12V
- Resistors:**
  - R50: 4.7KΩ
  - R57: 27KΩ
  - R61: 10KΩ
- Capacitor:** C7, X\_C10u16x51206-RH
- Fan:** SYSFAN2, BH1X3B-FR\_WHITE-RH
- Output:** SYS\_FAN1


The circuit is configured as follows: The +12V supply is connected to a junction. This junction is connected to resistor R50, which is in series with resistor R57. The other end of R57 is connected to the positive terminal of the fan (SYSFAN2) and also to resistor R61, which is connected to ground. The negative terminal of the fan is connected to ground. A capacitor C7 is also connected to ground. The output of the fan is labeled SYS\_FAN1.




### PWR FAN

The diagram illustrates the PWR FAN circuit. It starts with a +12V supply. The current flows through resistor R66 (4.7K R0402), then through resistor R69 (27K R0402), which is labeled SYS\_FAN2. After R69, the circuit splits: one path goes through resistor R76 (10K R0402) to ground, and the other path goes through a capacitor C48 (10uF 16V) to ground. A component X\_C10u16X51206-R is connected to the output of R76. A component X\_H1X3B-FR\_WHITE-RH is also shown.




Video Connector






## HDMI CONNECTOR






## DDR II 1.8V POWER




To CPU Copper trace width > 250mils , Fill island behind DIMM > 400mils .


### DDR VTT Power












### MCH-G41 1.1V Core Power



### ICH-ICH7 1.5V Core Power




<b>MICRO-STAR INT'L CO.,LTD</b>			
<b>MS-7592</b>			
Size Custom	Document Description <b>NB Core Power &amp; DDR Power</b>		Rev 2.0
Date: Sunday, January 04, 2009		Sheet 31 of 35	





MICRO-STAR INT'L CO.,LTD			
MS-7592			
Size	Document Number	VRM11	Rev 2.0
Date:	Sunday, January 04, 2009	Sheet	32 of 35



ICH7 HEATSINK




MCH HEATSINK




P80-075920A-E48  
P80-075920A-G37


Mounting Holes



Simulation



Optics Orientation Holes



ICH7									
GPIO	Alt Func	PIN	I/O/NC	POWER	PU	SMI	TOL	DEFAULT	SIGNAL NAME
GPIO0	Unmultiplexed	AB18	I/O	CORE	N	Y	3.3V	GPI	<a href="#">GPIO0(pull high)</a>
GPIO1	REQ5#	C8	I/O	CORE	N	Y	5V	GPI	PREQ#5
GPIO2	PIRQE#	G8	I/OD	CORE	N	Y	5V	GPI	GPIO2(pull high)
GPIO3	PIRQF#	F7	I/OD	CORE	N	Y	5V	GPI	GPIO3(pull high)
GPIO4	PIRQG#	F8	I/OD	CORE	N	Y	5V	GPI	GPIO4(pull high)
GPIO5	PIRQH#	G7	I/OD	CORE	N	Y	5V	GPI	GPIO5(pull high)
GPIO6	Unmultiplexed	AC21	I/O	CORE	N	Y	3.3V	GPI	<a href="#">ATADET0</a>
GPIO7	Unmultiplexed	AC18	I/O	CORE	N	Y	3.3V	GPI	STRAPPED HI
GPIO8	Unmultiplexed	E21	I/O	Resume	N	Y	3.3V	GPI	STRAPPED HI
GPIO9	Unmultiplexed	E20	I/O	Resume	N	Y	3.3V	GPI	STRAPPED HI
GPIO10	Unmultiplexed	A20	I/O	Resume	N	Y	3.3V	GPI	STRAPPED HI
GPIO11	SMBALERT#	B23	I/O	Resume	N	Y	3.3V	Native	STRAPPED HI
GPIO12	Unmultiplexed	F19	I/O	Resume	N	Y	3.3V	GPI	<a href="#">SIO_PME#</a>
GPIO13	Unmultiplexed	E19	I/O	Resume	N	Y	3.3V	GPI	STRAPPED HI
GPIO14	Unmultiplexed	R4	I/O	Resume	N	Y	3.3V	GPI	STRAPPED HI
GPIO15	Unmultiplexed	E22	I/O	Resume	N	Y	3.3V	GPI	STRAPPED HI
GPIO16	Unmultiplexed	AC22	I/O	CORE	N	N	3.3V	GPO	NC
GPIO17	GNT5#	D8	I/O	CORE	N	N	3.3V	GPO	STRAPPED L
GPIO18	Unmultiplexed	AC20	I/O	CORE	N	N	3.3V	GPO	NC
GPIO19	SATA_1GP	AH18	I/O	CORE	N	N	3.3V	GPI	STRAPPED HI
GPIO20	Unmultiplexed	AF21	I/O	CORE	N	N	3.3V	GPO	NC
GPIO21	SATA_0GP	AF19	I/O	CORE	N	N	3.3V	GPI	STRAPPED HI
GPIO22	REQ4#	A13	I/O	CORE	N	N	3.3V	Native	STRAPPED HI
GPIO23	LDRQ_1#	AA5	I/O	CORE	N	N	3.3V	Native	STRAPPED HI
GPIO24	Unmultiplexed	R3	I/O	Resume	N	N	3.3V	GPO	NC
GPIO25	Unmultiplexed	D20	I/O	Resume	Y	N	3.3V	GPO	GPIO25(high 7507,low 7398)
GPIO26	Unmultiplexed	A21	I/O	Resume	N	N	3.3V	GPO	USB_EN
GPIO27	Unmultiplexed	B21	I/O	Resume	N	N	3.3V	GPO	NC
GPIO28	Unmultiplexed	E23	I/O	Resume	N	N	3.3V	GPO	NC
GPIO29	OC5#	C3	I/O	Resume	N	N	3.3V	GPI	USB_OCP#2
GPIO30	OC6#	A2	I/O	Resume	N	N	3.3V	GPI	USB_OCP#3
GPIO31	OC7#	B3	I/O	Resume	N	N	3.3V	GPI	USB_OCP#3
GPIO32	Unmultiplexed	AG18	I/O	CORE	N	N	3.3V	GPO	<a href="#">BIOS_WP#(fill with 1)</a>
GPIO33	Unmultiplexed	AC19	I/O	CORE	N	N	3.3V	GPO	NC
GPIO34	Unmultiplexed	U2	I/O	CORE	N	N	3.3V	GPO	NC
GPIO35	SATACLKREQ#	AD21	I/O	CORE	N	N	3.3V	GPO	NC
GPIO36	SATA2GP	AH19	I/O	CORE	N	N	3.3V	GPI	STRAPPED HI
GPIO37	SATA3GP	AE19	I/O	CORE	N	N	3.3V	GPI	STRAPPED HI
GPIO38	Unmultiplexed	AD20	I/O	CORE	N	N	3.3V	GPI	STRAPPED HI
GPIO39	Unmultiplexed	AE20	I/O	CORE	N	N	3.3V	GPI	STRAPPED HI
GPIO48	GNT4#	A14	I/O	CORE	N	N	3.3V	Native	STRAPPED HI
GPIO49	CPUPWRGD	AG24	I/O	V_CPU_IO	N	N	V_CPU_IO	Native	H_PWRGD
Following are the GPIOs that need to be terminated properly if not used: GPIO[39:36,23:21,19,7:0]: default as inputs and should be pulled up to Vcc3_3 if unused. GPIO[31:29,15:8]: default as inputs and should be pulled up to VccSus3_3 if unused.									

SIO Fintek71882FG(CONTINUE)					
GPIO	Alt Func	PIN	Usage	Input/Output	NOTES
GPIO0	VIDOUT0	49	MCH_BSEL0	O12	
GPIO1	VIDOUT1	50	MCH_BSEL1	O12	
GPIO2	VIDOUT2	51	MCH_BSEL2	O12	
GPIO3	VIDOUT3	52	NC	O12	
GPIO4	VIDOUT4	53	NC	O12	
GPIO5	VIDOUT5/SIC	54	NC	I/OD12t	
GPIO6	SLOT0CC#	55	GPO	I/OD12t	
GPIO7	Turbo1#/WDTRST#	56	WDTRST#	OD12-5v	
GPIO15	LED_VSB/ALERT#	64	LED_VSB	OD12	
GPIO16	LED_VCC/Turbo2#	65	LED_VCC	OD12	
GPIO20	PCIRST1#	74	PCIRST1#	OD12	
GPIO21	PCIRST2#	75	PCIRST2#	O12	
GPIO22	PCIRST3#	76	PCIRST3#	O12	
GPIO23	RSTCON#	77	RSTCON#	OD12	
GPIO24	ATXPG_IN	78	ATXPG_IN	AIN	
GPIO32	PWROK	84	PWROK	OD12	
GPIO26	PWSIN#	80	PWSIN#	INts5v	
GPIO27	PWSOUT#	80	PWSOUT#	OD12	
GPIO30	S3#	82		INts5v	
GPIO31	PSON#	83	PSON#	OD12-5v	
GPIO33	RSMRST#	85	RSMRST#	OD12	
GPIO40	FANIN3	25	FANIN3	INts5v	
GPIO41	FAN_CTL3	26	FAN_CTL3(NC)	OD12-5v	
GPIO25	PME#	79	PME#	OD12-5v	
GPIO10	SPI_SLK/FANIN4	59	GPIO10(NC)	I/OD12t	
GPIO11	SPI_CS0#/FANCTL4	60	GPIO11(NC)	I/OD12t	
GPIO12	SPI_MISO/FANCTL1_1	61	GPIO12(NC)	I/OD12t	
GPIO13	SPI_MOSI/BEEP	62	BEEP(NC)	OD24	
GPIO14	FWH_DIS/WDTRST#/SPI_CS1#	63	GPIO14	I/OD12t	
GPIO42	IRTX	27	IRTX	O12	
GPIO43	IRRX	28	IRRX	INts	
GPIO17		66	NC	I/OD12t	

PCI Config.

DEVICES		MCP1 INT	PIN REQ#/GNT#	IDSEL	CLOCK
PCI1	PIRQ#A		PREQ#0 PGNT#0	AD16	PCI_CLK0
	PIRQ#B				
	PIRQ#C				
	PIRQ#D				
PCI2	PIRQ#B		PREQ#1 PGNT#1	AD17	PCI_CLK1
	PIRQ#C				
	PIRQ#D				
	PIRQ#A				

DDRII DIMM Config.

DEVICE	ADDRESS	CLOCK
DIMM A	A0H	P_DDR0_A/N_DDR0_A
		P_DDR1_A/N_DDR1_A
		P_DDR2_A/N_DDR2_A
		P_DDR0_B/N_DDR0_B
DIMM B	A4H	P_DDR1_B/N_DDR1_B
		P_DDR2_B/N_DDR2_B

JUMPER SETTING

<b>JBAT1</b>	<b>(1-2)NORMAL</b>	<b>(2-3)CLEAR</b>
--------------	--------------------	-------------------

File BIOS Request Form		
Size C	Document Number MS-7592	Rev 2.0
Date:	Sunday, January 04, 2009	Sheet 34 of 35

2.0 Change list:

- 1.LPT and COM : reserve by Pin header (default on board)
- 2.Add DVI and HDMI function,add R505 R504 R542 R545
- 3.Change R245 R259 value
- 4.Change R22 C17 R49 R41 R40 C28 R35 R16 R25 R53 R46 R33 COIL3 COIL2 COIL1 value
- 5.Delete C635 C633 reserver C646 ,change R593 R584 footrpint to R0805

2008/12/25

- 1.swap CK\_PE\_100M\_ICH/CK\_PE\_100M\_ICH# and CK\_1394\_DN/CK\_1394\_DP
- 2.Swap RN58 RN59 RN55 RN27
- 3.For EMI require,delete L30 L31 L32 L33 L34 L35 L36 L37
- 4.Swap RN27 RN55 RN59
- 5.delete RN70 RN69,add R596-R603

2008/12/29

- 1.swap RN49 RN63 RN64
- 2.For power,change R40、R54、R43、R39、R35 footprint
- 3.For power,change coil4 footprint&PN.
- 4.Change G41 pin AR2 AG2 power,modify C225 C221 cap

2009/01/04

- 1.add R585 R204 R590 R312 C536 C293 EC27

Title			
History			
Size	Document Number		Rev
Custom	MS-7592		2.0
Date:	Sunday, January 04, 2009		Sheet 35 of 35